O.P.Code: 19EC0409

**R19** 

H.T.No.

## SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

## B.Tech II Year II Semester Supplementary Examinations May/June-2024 LINEAR & DIGITAL IC APPLICATIONS

(Electronics and Communication Engineering)

Time: 3 Hours			Max. Marks: 60		
(Answer all Five Units $5 \times 12 = 60$ Marks)			Max. Marks: 00		
		UNIT-I			
1	a	Describe about the block diagram of Op-Amp.	CO1	L2	6M
	b	Explain about the operation of sample and hold circuit with relevant	CO1	L1	6M
		Waveforms.	001		OIVI
		OR			
2	a	Explain about the operation of sample and hold circuit with relevant	<b>CO1</b>	L1	<b>6M</b>
		Waveforms.			
	b	Discuss about Schmitt trigger with neat sketches	CO <sub>1</sub>	L3	<b>6M</b>
_		UNIT-II			
3	a	What is the principle operation of RC phase shift oscillator? Explain its	CO <sub>2</sub>	L1	<b>6M</b>
	h	operation.			
	D	Explain the functional block diagram of 555 timers.	CO <sub>2</sub>	<b>L5</b>	6M
4	9	OR  Draw the circuit diagram of the saids Doub B. A. Bill.	~		
•	а	Draw the circuit diagram of the wide Band-Reject Filter and explain its operation.	CO <sub>2</sub>	<b>L2</b>	<b>6M</b>
	b	Draw the frequency response curve for a band-pass filter.	CO2	Τ.Δ	CB #
		UNIT-III	CO <sub>2</sub>	L2	6M <sub></sub>
5		Draw and explain about R-2R DAC with an example.	COL	т а	107.5
		OR	CO <sub>3</sub>	L2	12M
6		Draw the circuit diagram of Dual Slope ADC and explain its working	CO3	L1	12M
		with neat sketches.	COS	LI	12111
		UNIT-IV			
7		Design the logic circuit and write VHDL program for the following	CO4	<b>L6</b>	12M
		function. $F(X) = \Sigma A$ , B, C, D (0, 2, 5, 7, 8, 10, 13, 15) + d (1, 6, 11).	CO4	LU	12111
		OR			
8		Design a logic circuit for 4-bit parallel adder and write the VHDL code	CO4	L6	12M
		in structural style by considering full adder as a component.			
		UNIT-V			
9	a	Design a 4 to 16 decoder with 74×138 IC's.	CO <sub>5</sub>	<b>L6</b>	<b>6M</b>
	b	Write a VHDL program for the above design.	CO <sub>5</sub>	<b>L2</b>	<b>6M</b>
10		OR			
10		Design an 8 -bit serial in and serial out shift register and write a VHDL cod for it.	CO <sub>5</sub>	<b>L6</b>	<b>12M</b>
		*** FND ***			
		OOO HINI OOO			